

ASHeS: Analog System High-level Synthesis for Reconfigurable Computing

By: Afolabi Ige, Linhao Yang, Hang Yang, Cong Hao, Jennifer Hasler





Motivation: There is a lag between digital and analog design tooling, particularly for large scale computing




Tool Flow

ASHeS is bifurcated into a frontend, high level definition with a compiler and a backend to synthesize netlists to either programmable switch lists or fabrication-ready GDSII layout files.







FPAA synthesis of design

Summary

We demonstrate an opensource, end-to-end unified tool flow for automated synthesis from a high-level representation to both a reconfigurable platform and a fabrication ready layout file.

